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Abstract. Energy dissipation is a prominent factor for the very large scale inte-
grated circuit (VLSI). The reversible logic-based circuit was capable to compute the
logic without energy dissipation. Accordingly, reversible circuits are an emerging
domain of research based on the low value of energy dissipation. At nano-level
design, the critical factor in the logic computing paradigm is the fault. The pro-
posed methodology of fault coverage is powerful for testability. In this article, we
target three factors such as fault tolerance, fault coverage and fault detection in
the reversible KMD Gates. Our analysis provides good evidence that the minimum
test vector covers the 100 % fault coverage and 50 % fault tolerance in KMD Gate.
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Further, we show a comparison between the quantum equivalent and controlled V
and V + gate in all the types of KMD Gates. The proposed methodology mentions
that after controlled V and V + gate based ALU, divider and Vedic multiplier have
a significant reduction in quantum cost. The comparative results of designs such as
Vedic multiplier, division unit and ALU are obtained and they are analyzed showing
significant improvement in quantum cost.
Keywords: KMD Gate, controlled V and V + gate, ALU, divider and Vedic mul-
tiplier
1 INTRODUCTION
Launder proved that any irreversible or conventional computation will dissipate
KTln2 Joules (k is Boltzmann’s constant and T is the temperature) of heat since
it loses bit information from input to output transition [1]. Bennett introduced
a logically reversible computing machine [2].
In reversible logic, the energy dissipation during computation is null, since it
has a bijective mapping between input and output. The reversible logic circuits are
constructed using a distinguished well-defined library of gates. Good reversible logic
circuits must be well optimized in terms of quantum cost (QC), constant input (CI),
garbage output (GO) and logical calculations (LC) [3]. The reversible logic circuits
are established in quantum cellular automata and optical computation.
The testing of circuits will guarantee the perfect operation. Generally, two
major classification of testing: which are online and offline. Testable circuits have
their challenges such as test data minimization, low-level signals, variety of fault
models [4].
Initially, reversible logic gates/circuits testing in online/offline over the bench-
mark circuits have been done in [5]. It has been extended towards defining the per-
formance measure parameters like Missing Gate, Cell fault, Stuck-at Fault. Also,
two testable reversible gates R1 and R2 are presented for online testing [6].
Thereafter, many researchers had contributed to the reversible fault tolerant
architectures such as adders, ALU and floating-point units. Variety of Adders (CSA,
RCA, BCD and CLA) are constructed using ZCG, LCG, MIG, Fredkin and F2G
parity preserving gates. It is observed that the parity preserving gates provides
improved performance in the various adder structures [7]. In RUG gate fault pattern
based Fault tolerance is analyzed and it has 52.2 of average fault tolerance on faults.
An ALU has been constructed using this reversible gate [8].
Moreover, the synthesis of reversible circuits is a significant part of optimizing
performance measures. The quantum reversible circuits are obtained for the ba-
sic gates. The quantum circuits can be derived from mapping them to the NCV
library [9]. Also, fault models and various approaches towards test pattern genera-
tion are discussed here in [9].
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In this paper, the fault coverage, fault tolerance and fault detection test vector
for the KMD Gates are discussed. Then arithmetic and logic circuit, floating-point
division and Vedic multipliers are constructed using KMD Gates. These reversible
circuits are optimized in quantum cost using the behavioral model of integrated
qubit optimization [10].
The rest of the paper is organized as follows: Section 2 deals with fundamental
fault models in reversible logic with an example. Section 3 describes the methods
used to reduce the quantum cost in detail; then in Section 4 fault tolerance in
KMD Gates is checked. Thereafter, in Section 5, quantum cost optimization in
arithmetic circuits such as ALU, division and Vedic multiplier is elaborated. Finally,
the conclusion is presented with future scope.
2 PRELIMINARIES OF FAULT MODELS IN REVERSIBLE LOGIC
Faults are any types of imperfection in a system that affects the functional behavior
of a system either permanently or temporarily. The fault is caused either by manual
or environmental factors. A fault model describes the type of fault that occurred








In the stuck-at fault model, the fault occurred in a circuit when any wire fixed on
a value ‘0’ or ‘1’, called as stuck-at 0 or stuck-at 1 fault, respectively. Total number









where gi represents the size of the N
th gate of the circuit, N represents the total
number of wires and m represents the number of gates in the circuit.
2.2 Minimum Test Vectors
The minimum test vectors are the test vectors covering maximum faults occurring
in the reversible circuit.
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2.3 Fault Coverage
It is defined as the ratio of the actual number of detected faults to the total number
of faults present in the circuits [11]. Based on fault coverage, the efficiency of the
testing techniques can be explained as in [11, 12].
fault coverage = (number of detected fault)/(number of detectable fault).
2.4 Fault Tolerance
Fault tolerance is the property of the system that permits a system to work con-
tinuously even in the failure of some of its components. The reversible gates with
parity preservation are also known as fault tolerant gates [13].
2.5 Controlled V and Controlled V + Gates
The V gate is the square root of NOT gate and the V + gate is the Hermitian
conjugate of the V gate [3, 10]. The V and V + gates have the following proper-
ties [5, 6]:
V × V = NOT,
V × V + = V + × V = I, (2)
V + × V + = NOT.
In order to construct a truth table for V and V + gates, the properties of these
gates are used, as proposed in Equation (2) [3]. This equation shows that when two
V gates or two V + gates are in series it is equal to a NOT gate. Likewise, when one
V and V+ gates are in series, its logical equivalent is identity.
3 QUANTUM COST OPTIMIZATION IN KMD GATES
The Quantum Cost of the reversible logic gate/circuit can be reduced by remov-
ing the redundant gates in the quantum equivalent circuits and/or combining the
gates in the controlled V and V + Structure. At first, the quantum equivalent
gate/circuit is obtained from Toffoli-Fredkin Code using the desired expression of
the gate/circuit. Then it is decomposed into controlled V and V + gate. It is a com-
position of 2× 2 and 1× 1 gate of the reversible gate/circuit. The Quantum cost is
the sum of the number of 2×2 and 1×1 gates present in the decomposed structure.
It is then applied with integrated qubit optimization to remove the redundant gates
in the decomposed V and V +. The process is repeated until further optimization is
not possible. The complete process flow graph is shown in Figure 1.
The quantum cost of some of the configurations of the V and V + structure is
one as shown in Table 1. So, in the controlled V and V + structure, wherever these
combinations are present it would be considered as one quantum cost. For example,
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Figure 1. Process flow chart of quantum cost reduction of reversible circuit
Figure 2. a) C-NOT gates, b) C-NOT gate using controlled V gate
The two controlled-V gates are used instead of single NOT gate. In Figure 2 a)
the quantum cost is 3, by rearranging or restructuring using controlled-V gates
the quantum cost is reduced to 2. By using this method the quantum cost of any
circuit can be reduced. Also, the controlled V and V + structures have a reduction
in quantum cost in reversible gates and circuits according to the integrated qubit
rules [10] are shown in Table 1.
Also, when either two consecutive NOT gate or consecutive controlled V and
V + gate is present the quantum cost will be zero [3], as shown in Figure 3.
Figure 3. Equivalent circuit having quantum cost as zero
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Table 1. Quantum structure of reversible gates with quantum cost = 1 [10]
Using the above two principles the quantum cost of the KMD Gates [14, 15] are
optimized as follows.
3.1 KMD Gate1
It is a 3 × 3 gate. In quantum circuit A, B, C represents the input and P, Q, R
represents the output. Here in Figure 4 c), there is 9 number of 2 × 2 gates, but
according to the constraints [10, 17], the two qubits can be combined. Therefore the
quantum cost is 8.
3.2 KMD Gate2
It is a 3 × 3 gate. In quantum circuit A, B, C represents the input and P, Q, R
represents the output. Here in Figure 5 c), there is 10 number of 2 × 2 gates, but
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Figure 4. a) Block diagram, b) quantum equivalent, c) V and V + gate realization
according to the constraints [10, 17], the two qubits can be combined. Therefore the
quantum cost is 9.
Figure 5. a) Block diagram, b) quantum equivalent, c) V and V + gate realization
3.3 KMD Gate3
It is a 4× 4 gate. In the quantum circuit, A, B, C, D represents the input and P, Q,
R, S represents the output. Here in Figure 6 c), there is 9 number of 2×2 gates, but
according to the constraints [10, 17], the two qubits can be combined. Therefore the
quantum cost is 8.
3.4 KMD Gate4
It is a 5 × 5 gate. In the quantum circuit, A, B, C, D, E represents the input and
P, Q, R, S, T represents the output. Here in Figure 7 b) there is 24 number of 2× 2
gates, but according to rules the two constructive CNOT gate has quantum cost as
zero (i.e., canceled). Therefore the quantum cost is 20.
The controlled V and V + have a reduction in the quantum cost of reversible
gates according to the integrated qubit rules stated in Table 1 using the concepts
of [10, 17]. The minimized quantum cost is shown in Table 2. In KMD Gates the
quantum cost is reduced in the range of 10 % to 16.67 %.
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Figure 6. a) Block diagram, b) quantum equivalent, c) V and V + gate realization
Figure 7. a) Block diagram, b) V and V + gate realization
4 FAULT TOLERANCE IN KMD GATES AND CIRCUITS
A reversible gate is said to be parity preserving when the result of XOR opera-
tion on input vectors Iv = I1, I2, . . . , In is the same as that of the XOR opera-
tion on output vectors Ov = O1, O2, . . . , On, as represented in Equation (3) [7].
Table 2. Comparison between quantum equivalent circuit and controlled-V and V +
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I1 ⊕ I2 ⊕ · · · ⊕ In−1 ⊕ In = O1 ⊕O2 ⊕ · · · ⊕On−1 ⊕On. (3)
The test vectors of the circuit or gate are identified using fault table analysis.
Using this table, an input capable of covering the maximum number of fault is
chosen as the Test vector. A set of test vectors which covers all the fault is known
as Test set [13]. This test set is used to check the functionality of the reversible gate
whether it is good or faulty. Fault coverage and fault tolerance are estimated for
the reversible gate/circuit as shown in Figure 8.
Figure 8. Fault tolerance analysis flow chart
The fault table of the KMD Gate1 is shown in Table 3. The ‘*’ indicates the
possible faults that can be detected using the corresponding input test vector. The
minimum test vectors to detect all the possible faults are identified from the fault
table.
Table 3. Fault table of KMD Gate1
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Here, the three minimum test vectors cover the entire fault in the KMD Gate1.
Thus, to detect the fault in the gate;
Test Vector = 000, 011, 111.
4.2 Fault Coverage
After removing redundancy from the above minimum test vectors, the possible num-
ber of faults can be detected:
000 – A/1B/0C/0P/1Q/1R/1 = 6/12,
011 – Q/0R/0 = 2/12,
111 – A/0B/1C/1P/0 = 4/12.
Table 4. Fault coverage table of KMD Gate1
Hence, all the faults in the KMD Gate1 can be found using the three Test vectors
(000, 011 and 111) and their cumulative fault coverage is 100 % as from Table 4.
The average fault tolerance of KMD Gate1 is 50 % as shown in Table 5.
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Table 5. Fault tolerant table of KMD Gate1
Similarly, it is possible to found out Test vector, fault coverage and fault toler-
ance for the KMD Gate2, KMD Gate3 and KMD Gate4 as in Table 6. From the
table, it is observed that the fault coverage is 100 % for all the KMD Gates and
average fault tolerance is approximately 50 %.
The complete processing steps for all the four KMD Gates are made available
at online repository (https://github.com/kamarajvlsi/Reversible_Logic).
Table 6. Fault analysis of KMD Gates
5 QUANTUM COST OPTIMIZATION IN ARITHMETIC CIRCUITS
5.1 Arithmetic and Logic Unit
The arithmetic and logic unit constructed in the [14] using the KMD Gates per-
forms 18 distinct operations. The architecture consists of logic gates, adders and
multiplexers, as shown in Figure 9. It has a minimum number of control signals
and the integrated architecture performs both arithmetic and logical operations in
the same structure. In that, two approaches were followed; one is constructing ALU
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using KMD Gates alone and another is using KMD, Toffoli and Fredkin Gates. In
both approaches, parity preservation is maintained.
Figure 9. ALU architecture [14]
The overall quantum cost of the integrated ALU is reduced, after applying In-
tegrated qubit optimization as shown in Table 7.
Table 7. Quantum cost of ALU before and after controlled-V and V + gate realization
5.2 Floating Point Division Unit
The floating-point (FP) operation is a time consuming one in the processor. In [15]
a floating-point division unit is proposed with IEEE 754 single-precision format
using a non-restoring algorithm. The n-bit FP division consists of the multiplexer,
parallel adder and registers. The multi-function register performs, serial-in, parallel
in and hold operations as shown in Figure 10.
The percentage of improvement in quantum cost after V and V + structure op-
timization is shown in Tables 8 and 9.
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Figure 10. Fault-tolerant floating-point division unit [15]
Table 8. Quantum cost of the division unit before and after controlled-V and V + gate
realization (for n-bit)
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Table 9. Quantum cost of the division unit (1–256 bits)
5.3 Vedic Multiplier (VM)
The 2× 2 Vedic multiplier can be constructed using 4 AND gates and 2 half adder,
as shown in Figure 11. A 2-bit multiplication of two numbers A.B could be carried
out in the following manner, as shown in Equation (4). The logical expression of
the 2 × 2 Vedic multiplier final product is
P0 = A0.B0,
P1 = (A1.B0) ⊕ (A0.B1),
P2 = (A0.A1.B0.B1) ⊕ (A1.B1),
P3 = A0.A1.B0.B1. (4)
The AND gates are constructed using the KMD Gate2 and half adder structure
is constructed using KMD Gate3. By fixing C = 0 and D = B in the KMD Gate3
the half adder circuit is obtained and the results are taken from P and R in the
output side [16].
The quantum cost of the 4× 4 Vedic multiplier as shown in Figure 11 is 84 and
the constant input is 48. Here the output other than P0, P1, . . . , P7 is considered
as the garbage output [16]. In order to reduce the quantum cost of the circuit, the
controlled V and V+ gate realization is performed as shown in Table 10. After
applying integrated qubit principles, the quantum cost of the 4-bit VM is reduced
by 10 % and it has an impact on the total cost reduction as 7.4 %.
The complete process and methodology, functional descriptions, simulations in
QCA environment and analysis procedure are made available in online repository
(https://github.com/kamarajvlsi/Reversible_Logic).
6 CONCLUSION
Reversible logic based computing systems consume ideally zero power dissipation.
At nano-metric circuit design, the fault detection and fault-tolerant are significant
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Figure 11. The hardware structure of 4-bit Vedic multiplier [16]
parameters. In the proposed methodology, it has been focused on fault tolerance,
fault coverage and fault detection in the reversible KMD Gates. Our analysis pro-
vides evidence that minimum test vectors cover the 100 % fault coverage and 50 %
fault tolerance in KMD Gates. Further, comparisons between the quantum equiv-
alent and controlled V -V + gate for all the types of KMD Gates are shown. The
Table 10. Quantum cost of the Vedic multiplier before and after controlled V and V +
gate realization
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controlled V-V+ has been applied to ALU, division and multiplier. It has been ob-
served that the quantum cost has reduced 8–13 %, 9.8 % and 10 % in ALU, floating
point division and Vedic multiplier, respectively. It has a good impact on the total
cost reduction of 4.5–5.8 % and 7.4 % in ALU and Vedic multiplier. So, we conclude
that the quantum cost of the reversible logic circuit can be reduced by applying
controlled V –V + on them. Further, this work can be incorporated in a processor
design in a nano-metric level.
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